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Metal-oxide-semiconductor ͑MOS͒ is the most important building structure in the ultra-large-scaled-integrated ͑ULSI͒ circuits. Since the integrated-circuit ͑IC͒ concept was originally described by Kilby in 1959, this technology has been greatly improved in 40 years and the packaging density of IC devices has increased for more than six orders of magnitude. As the device channel length scaled down to the deep subquartermicroregion, an effective gate oxide thickness below 3 nm is required, 1 and the leakage current of gate oxide becomes a major problem because too high gate leakage current will cause the device to operate improperly. Thus, many theories have been proposed to identify the current transport physics. [2] [3] [4] [5] In addition, various methods had been investigated to reduce the leakage current, such as H 2 baking, 6 using oxynitride gate dielectrics, 7 etc. Mechanical stress-related problems have also become a key issue for the semiconductor process. It was noted that during oxide growth the tensile stress would enhance oxidation rate. 8 The capacitance of a dielectric film changed when external stress was applied during measurement. 9 Devices adjacent to film step or interconnection edges exhibited high stress and degradation of leakage current occurred. 10 Internal stress in bulk silicon also has been shown to affect device performance. 11 The stress induced in local-oxidation-ofsilicon ͑LOCOS͒ used for device isolation creates more silicon bulk traps and new leakage current components, 12, 13 even though the luminescence characteristics of compound semiconductors are affected by mechanical stress.
14 However, the effect of mechanical stress on chips which have MOS structure on them has not yet been studied. Thus, in this work, external tensile and compressive stresses were applied to chips with MOS capacitors on them. After the release of stress, J -V curves under negative and positive biases were used to clarify the change in oxide and silicon due to the external stress. Some very noteworthy experimental results were observed.
p-type 3-in.-͑100͒ silicon wafers were oxidized in a rapid thermal processor ͑RTP͒ at 850°C after standard RCA cleaning. The average oxide thickness was about 1.5 nm, as determined by the ellipsometer. After Al film evaporation, MOS capacitors of 150 mϫ150 m were formed using conventional photolithography. The wafer then was cut along the diameter to get bar-like chips 3 in. in length and about 0.28 in. in width, as shown in Fig. 1͑a͒ . Then postmetallization annealing ͑PMA͒ was performed in nitrogen at 375°C for 10 mins in a furnace. The J -V curves of fresh samples were measured in ten MOS devices around the center of chip with HP 4140B. Then external tensile and compressive stresses were applied to bar-like chips, as shown in Fig. 1͑b͒ to make the tensile and compressive stressed samples have about the same curvature. The stress condition was held for about 1 day. After the release of stress, J -V curves were measured again for the same MOS devices on the stressed samples. Figures 2͑a͒-2͑c͒ , show the representative J -V curves for reference, tensile stressed, and compressive stressed samples, respectively. In comparison with the J -V curve of reference sample, tensile stress did not have an obvious effect on the J -V curve of the device. By contrast, the leakage current densities in both negative and positive gate biases of the MOS device were significantly increased after it was compressively stressed. The behaviors of J -V curves are explained in more detail in this letter. The changes in gate current densities after stressing with respect to the fresh sample are illustrated in Fig. 3 . The current density under Ϫ0.8 V gate bias denotes the oxide leakage current under direct tunneling region. The slight increases of leakage current in reference and tensile stressed samples would be caused by the stress-induced-leakage-current ͑SILC͒ effect since each device was measured twice. Compressive stress caused a clear increase in direct tunneling current. This increase in current under the direct tunneling region would be most likely due to the increase of interface states after compressive stressing, which could be seen directly from the simulation of interface states effect on the J -V curves. 15 Several other studies also support this inference. 16, 17 Under 6 V gate bias, the leakage current density of a tensile stressed sample exhibits the same behavior as that of the reference one. The measured value of current under positive bias is very sensitive to room temperature, contact resistance, environmental noise coupling, etc. The actual reason for the slight difference of reference and tensile stressed samples between two measurements, as indicated in Figs. 2͑a͒ and 2͑b͒, is still unknown. However, the compressively stressed sample clearly appeared to have about one order of magnitude increase in the leakage current at 6 V gate bias.
It is known that the leakage current under positive bias involves three main components, i.e., depletion region generation current (J dg ), diffusion current (J diff ), and generation current of interface states (J sg ). They are expressed as:
J diff ϰ qL n n n p0 ͓exp͑ Ϫ␤ s ͒Ϫ1͔, ͑2͒
and J sg ϭ qD it th n n i
where n i is the intrinsic carrier concentration, w the depletion width, n the electron lifetime, V t the thermal voltage, s the difference between hole and electron quasi-Fermi levels and almost equal to V g ͑gate voltage͒ for thin gate oxide, L n electron diffusion length, n l (p l ) the electron ͑hole͒ concentration for the electron ͑hole͒ Fermi level at the trap energy level, D it density of interface states, th thermal velocity, ␤ϭq/kT, p s the interface hole concentration, n ( p ) the capture cross section for electron ͑hole͒, t ( s ) the tunneling time constant to interface states ͑metal͒. It should be noticed that both J dg and J diff are related to n , which is dependent on the silicon bulk trap density, while J sg is dominated by D it . Thus in Fig. 2͑c͒ , the rapid increase in current density under small positive bias of the compressively stressed sample would be due to the increase in density of interface states. 15 If two devices were different from each other only in D it , but not in n , their leakage current curves under larger positive bias region would be parallel because their J dg and J diff were the same but this is not the case in the observation in Fig. 2͑c͒ . There, the current of device after compressive stress increased more rapidly than that of the fresh one as the bias was swept. This meant that not only J sg increased, but that J dg and J diff also did. This shows that more silicon bulk traps are created after compressive stress was applied to chips.
It is known that the silicon wafer suffers from inherent tensile stress after oxidation due to volume expansion. After device fabrication, if a proper external tensile stress is applied to a chip, the bonding among atoms seems to be quite elastically recoverable, so little difference in device performance was observed after tensile stress. By contrast, if we bent the chip in a direction opposite to its initial curvature, e.g., a compressive stress was applied, much of the bonding would be broken, and thus more interface states and silicon bulk traps would be generated.
Furthermore, the tensile and compressive stresses were applied alternatively to a chip in different sequences and the J -V curves of device after the release from stressing were measured over a period of time. In this experiment, we denoted T as tensile stress and C as the compressive stress. By comparing the CTCT, TCTC, and reference samples, it can be seen that once the compressive stress was applied to chips, and the change in leakage current would reach about 1000% with respect to that of the fresh sample, in other words, one order of magnitude higher. The data of the CTCT sample indicated that the second applied compressive stress had little effect on the measured leakage current. It was suggested that since the damage was caused after the previously applied compressive stress, the second applied compressive stress in about the same magnitude would not create more damage. The increase of leakage current of the TCTC sample after the second applied compressive stress would be due to the breakdown of device oxide. From the inset in Fig. 4 , it could also be seen that compressive stress would cause the device to be damaged, as mentioned above, and after the stress was released, the damage could not be healed by itself even after several days.
In conclusion, we point out that the MOS structure with an inherently tensile stressed silicon wafer could resist external tensile stress, but under compressive stress it was seriously degraded, by the appearance of increasing surface states and silicon bulk traps although in this letter, the external stress was intentionally applied, however, the mechanical stress could appear anywhere during processing such as wafer handling or the growth of an epilayer with the lattice constant different from that of silicon. This should be a considerable issue in the integration of the ULSI process.
